| /freebsd-src/contrib/arm-optimized-routines/pl/math/ |
| H A D | sinh_3u.c | |
| H A D | sinhf_2u3.c | |
| H A D | sv_atanhf_2u8.c | |
| H A D | sv_atanh_3u3.c | |
| H A D | acosf_1u4.c | |
| H A D | asinf_2u5.c | |
| H A D | asin_3u.c | |
| H A D | acos_2u.c | |
| H A D | v_atanhf_3u1.c | |
| H A D | v_asinf_2u5.c | |
| H A D | v_acosf_1u4.c | |
| H A D | atanh_3u.c | |
| H A D | atanhf_3u1.c | |
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | Intrinsics.h | 117 Half, global() enumerator
|
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/Object/ |
| H A D | ELFTypes.h | 86 using Half = packed<uint16_t>; global() member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/DebugInfo/PDB/Native/ |
| H A D | SymbolCache.cpp | 406 size_t Half; in findPublicSymbolBySectOffset() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/Lex/ |
| H A D | PreprocessingRecord.cpp | 216 size_t Half; in findBeginLocalPreprocessedEntity() local
|
| /freebsd-src/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | TargetInfo.h | 72 Half = 1 << 0, global() enumerator
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 5134 auto Half = B.buildFConstant(F32, 0.5f); legalizeFSQRTF32() local
5204 auto Half = B.buildFConstant(F64, 0.5); legalizeFSQRTF64() local
|
| H A D | SIISelLowering.cpp | 6916 SDValue Half = DAG.getSelectCC(SL, Idx, IdxMask, Hi, Lo, ISD::SETUGT); lowerEXTRACT_VECTOR_ELT() local
10851 SDValue Half = DAG.getConstantFP(0.5f, DL, VT); lowerFSQRTF32() local
10920 SDValue Half = DAG.getConstantFP(0.5, DL, MVT::f64); lowerFSQRTF64() local
|
| H A D | AMDGPUISelLowering.cpp | 2476 const SDValue Half = DAG.getConstantFP(0.5, SL, VT); LowerFROUND() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 2599 const APFloat Half(FltSem, "0.5"); expandFrexp() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVectorCombine.cpp | 2669 unsigned Half = (Begin + End) / 2; in splitVectorElements() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 11610 unsigned Half = VT.getVectorNumElements() / 2; isUZP_v_undef_Mask() local
21411 for (unsigned Half = 0; Half < 2; ++Half) { vectorToScalarBitmask() local
24517 SDValue Half = DAG.getNode(Opcode, DL, ExtendedHalfVT, N->getOperand(0)); ReplaceExtractSubVectorResults() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 7009 auto Half = MIRBuilder.buildFConstant(Ty, 0.5); lowerIntrinsicRound() local
|