/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | RegisterScavenging.h | 43 ScavengedInfo(int FI = -1) : FrameIndex(FI) {} in FrameIndex() function 46 int FrameIndex; member
|
H A D | TargetInstrInfo.h | 275 isLoadFromStackSlot(const MachineInstr & MI,int & FrameIndex) isLoadFromStackSlot() argument 284 isLoadFromStackSlot(const MachineInstr & MI,int & FrameIndex,unsigned & MemBytes) isLoadFromStackSlot() argument 293 isLoadFromStackSlotPostFE(const MachineInstr & MI,int & FrameIndex) isLoadFromStackSlotPostFE() argument 313 isStoreToStackSlot(const MachineInstr & MI,int & FrameIndex) isStoreToStackSlot() argument 322 isStoreToStackSlot(const MachineInstr & MI,int & FrameIndex,unsigned & MemBytes) isStoreToStackSlot() argument 331 isStoreToStackSlotPostFE(const MachineInstr & MI,int & FrameIndex) isStoreToStackSlotPostFE() argument 1131 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MI,Register SrcReg,bool isKill,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) storeRegToStackSlot() argument 1149 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MI,Register DestReg,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) loadRegFromStackSlot() argument [all...] |
/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsInstrInfo.h | 138 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MBBI,Register SrcReg,bool isKill,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) storeRegToStackSlot() argument 147 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MBBI,Register DestReg,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) loadRegFromStackSlot() argument
|
H A D | Mips16RegisterInfo.cpp | 74 eliminateFI(MachineBasicBlock::iterator II,unsigned OpNo,int FrameIndex,uint64_t StackSize,int64_t SPOffset) const eliminateFI() argument
|
H A D | MipsSERegisterInfo.cpp | 146 eliminateFI(MachineBasicBlock::iterator II,unsigned OpNo,int FrameIndex,uint64_t StackSize,int64_t SPOffset) const eliminateFI() argument
|
H A D | MipsRegisterInfo.cpp | 255 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MIRYamlMapping.cpp | 22 FrameIndex::FrameIndex(int FI, const llvm::MachineFrameInfo &MFI) { in FrameIndex() function in FrameIndex
|
H A D | MachineOperand.cpp | 555 static void printFrameIndex(raw_ostream& OS, int FrameIndex, bool IsFixed, in printFrameIndex() argument 635 unsigned FrameIndex, in printStackObjectReference() argument 882 int FrameIndex = getIndex(); print() local 1212 int FrameIndex = cast<FixedStackPseudoSourceValue>(PVal)->getFrameIndex(); print() local [all...] |
/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXRegisterInfo.cpp | 120 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUMarkLastScratchLoad.cpp | 91 const int FrameIndex = Register::stackSlot2Index(LI.reg()); in runOnMachineFunction() local
|
/llvm-project/llvm/lib/Target/BPF/ |
H A D | BPFRegisterInfo.cpp | 90 int FrameIndex = MI.getOperand(i).getIndex(); eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/MSP430/ |
H A D | MSP430RegisterInfo.cpp | 113 int Offset = MF.getFrameInfo().getObjectOffset(FrameIndex); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/Xtensa/ |
H A D | XtensaRegisterInfo.cpp | 66 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRInstrInfo.cpp | 134 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MI,Register SrcReg,bool isKill,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const storeRegToStackSlot() argument 166 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator MI,Register DestReg,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const loadRegFromStackSlot() argument [all...] |
H A D | AVRRegisterInfo.cpp | 157 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiRegisterInfo.cpp | 143 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); eliminateFrameIndex() local
|
H A D | LanaiInstrInfo.cpp | 51 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator Position,Register SourceRegister,bool IsKill,int FrameIndex,const TargetRegisterClass * RegisterClass,const TargetRegisterInfo *,Register) const storeRegToStackSlot() argument 71 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator Position,Register DestinationRegister,int FrameIndex,const TargetRegisterClass * RegisterClass,const TargetRegisterInfo *,Register) const loadRegFromStackSlot() argument [all...] |
/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyRegisterInfo.cpp | 62 int64_t FrameOffset = MFI.getStackSize() + MFI.getObjectOffset(FrameIndex); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/XCore/ |
H A D | XCoreInstrInfo.cpp | 360 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator I,Register SrcReg,bool isKill,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const storeRegToStackSlot() argument 380 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator I,Register DestReg,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const loadRegFromStackSlot() argument [all...] |
/llvm-project/llvm/lib/Target/ARC/ |
H A D | ARCInstrInfo.cpp | 295 storeRegToStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator I,Register SrcReg,bool IsKill,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const storeRegToStackSlot() argument 322 loadRegFromStackSlot(MachineBasicBlock & MBB,MachineBasicBlock::iterator I,Register DestReg,int FrameIndex,const TargetRegisterClass * RC,const TargetRegisterInfo * TRI,Register VReg) const loadRegFromStackSlot() argument [all...] |
H A D | ARCRegisterInfo.cpp | 169 int FrameIndex = FrameOp.getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchRegisterInfo.cpp | 135 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/CSKY/ |
H A D | CSKYRegisterInfo.cpp | 251 int FrameIndex = MI->getOperand(FIOperandNum).getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcRegisterInfo.cpp | 181 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); in eliminateFrameIndex() local
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrBuilder.h | 50 int FrameIndex; member
|