Searched defs:Ext2 (Results 1 – 5 of 5) sorted by relevance
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 15734 areExtractExts(Value * Ext1,Value * Ext2) areExtractExts() argument 15955 auto Ext2 = cast<Instruction>(I->getOperand(1)); shouldSinkOperands() local 21362 const SDValue Ext2 = performSignExtendSetCCCombine() local [all...] |
/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 10350 SDValue Ext2 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, Op0, LowerVecReduce() local 19281 areExtractExts(Value * Ext1,Value * Ext2) areExtractExts() argument
|
/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 15091 SDValue Ext2 = N->getOperand(1).getOperand(0); DAGCombineBuildVector() local
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 12825 SDValue Ext2 = DAG.getNode(Opcode, DL, VT, Op2); tryToFoldExtendSelectLoad() local [all...] |
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 44880 SDValue Ext2 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT, scalarizeExtEltFP() local 57009 SDValue Ext2 = extractSubVector(InVec.getOperand(2), 0, DAG, DL, 128); combineEXTRACT_SUBVECTOR() local [all...] |