Searched defs:Cpu (Results 1 – 10 of 10) sorted by relevance
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiSubtarget.cpp | 39 LanaiSubtarget::LanaiSubtarget(const Triple &TargetTriple, StringRef Cpu, in LanaiSubtarget()
|
H A D | LanaiTargetMachine.cpp | 59 const Target &T, const Triple &TT, StringRef Cpu, StringRef FeatureString, in LanaiTargetMachine() argument
|
/freebsd-src/contrib/llvm-project/llvm/tools/llvm-pdbutil/ |
H A D | MinimalSymbolDumper.cpp | 341 static std::string formatRegisterId(uint16_t Reg16, CPUType Cpu) { in formatRegisterId() argument 220 formatMachineType(CPUType Cpu) formatMachineType() argument 299 formatRegisterId(RegisterId Id,CPUType Cpu) formatRegisterId() argument 337 formatRegisterId(uint16_t Reg16,CPUType Cpu) formatRegisterId() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/TargetParser/ |
H A D | AArch64TargetParser.cpp | 37 std::optional<CpuInfo> Cpu = parseCpu(CPU); getArchForCpu() local
|
H A D | Host.cpp | 1570 StringRef Cpu; getHostCPUNameForSPARC() local
|
/freebsd-src/contrib/llvm-project/llvm/include/llvm/LTO/legacy/ |
H A D | ThinLTOCodeGenerator.h | 199 void setCpu(std::string Cpu) { TMBuilder.MCpu = std::move(Cpu); } in setCpu() argument
|
/freebsd-src/contrib/llvm-project/clang/lib/Driver/ToolChains/ |
H A D | Hexagon.cpp | 50 StringRef Cpu, bool &HasHVX) { in handleHVXTargetFeatures() argument 179 // 't' in Cpu denotes tiny-core micro-architecture. For now, the co-processors in getHexagonTargetFeatures() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/DebugInfo/CodeView/ |
H A D | EnumTables.cpp | 462 getRegisterNames(CPUType Cpu) getRegisterNames() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/ObjectYAML/ |
H A D | CodeViewYAMLSymbols.cpp | 145 void ScalarEnumerationTraits<CPUType>::enumeration(IO &io, CPUType &Cpu) { in enumeration() argument
|
/freebsd-src/contrib/llvm-project/llvm/include/llvm/DebugInfo/CodeView/ |
H A D | CodeView.h | 538 CPUType Cpu; global() member
|