Home
last modified time | relevance | path

Searched defs:CTX (Results 1 – 25 of 80) sorted by relevance

1234

/netbsd-src/crypto/external/bsd/openssl/dist/providers/implementations/include/prov/
H A Ddigestcommon.h51 name, CTX, blksize, dgstsize, flags, upd, fin) \ argument
88 name, CTX, blksize, dgstsize, flags, init, upd, fin) \ argument
101 name, CTX, blksize, dgstsize, flags, init, upd, fin, \ argument
/netbsd-src/crypto/external/bsd/openssl/dist/test/
H A Dcmp_ctx_test.c513 #define DEFINE_SET_GET_TEST(OSSL_CMP, CTX, N, M, DUP, FIELD, TYPE) \ argument
517 #define DEFINE_SET_GET_SK_TEST_DEFAULT(OSSL_CMP, CTX, N, M, FIELD, ELEM_TYPE, \ argument
521 #define DEFINE_SET_GET_SK_TEST(OSSL_CMP, CTX, N, M, FIELD, T) \ argument
524 #define DEFINE_SET_GET_SK_X509_TEST(OSSL_CMP, CTX, N, M, FNAME) \ argument
529 #define DEFINE_SET_GET_TEST_DEFAULT(OSSL_CMP, CTX, N, M, DUP, FIELD, TYPE, \ argument
533 #define DEFINE_SET_TEST_DEFAULT(OSSL_CMP, CTX, N, DUP, FIELD, TYPE, DEFAULT) \ argument
540 #define DEFINE_SET_TEST(OSSL_CMP, CTX, N, DUP, FIELD, TYPE) \ argument
543 #define DEFINE_SET_SK_TEST(OSSL_CMP, CTX, N, FIELD, TYPE) \ argument
567 #define DEFINE_SET_GET_INT_TEST_DEFAULT(OSSL_CMP, CTX, FIELD, DEFAULT) \ argument
570 #define DEFINE_SET_GET_INT_TEST(OSSL_CMP, CTX, FIELD) \ argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUMachineModuleInfo.cpp21 LLVMContext &CTX = MMI.getModule()->getContext(); in AMDGPUMachineModuleInfo() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCMCCodeEmitter.h27 const MCContext &CTX; variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
H A DLanaiMCInstLower.h31 LanaiMCInstLower(MCContext &CTX, AsmPrinter &AP) : Ctx(CTX), Printer(AP) {} in LanaiMCInstLower()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_vmid.c39 #define CTX \ macro
H A Damdgpu_dcn20_hubbub.c39 #define CTX \ macro
49 #define CTX \ macro
H A Damdgpu_dcn20_dccg.c47 #define CTX \ macro
H A Damdgpu_dcn20_opp.c42 #define CTX \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dmub/src/
H A Damdgpu_dmub_dcn21.c40 #define CTX dmub macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
H A Damdgpu_dcn21_hubbub.c40 #define CTX \ macro
50 #define CTX \ macro
H A Damdgpu_dcn21_hwseq.c44 #define CTX \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
H A Damdgpu_bios_parser_helper.c53 #define CTX \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_ipp.c44 #define CTX \ macro
H A Ddcn10_dwb.c42 #define CTX \ macro
/netbsd-src/external/gpl3/gcc/dist/libgcc/config/rs6000/
H A Daix-unwind.h41 #define MD_FROB_UPDATE_CONTEXT(CTX, FS) \ argument
53 #define MD_FROB_UPDATE_CONTEXT(CTX, FS) \ argument
/netbsd-src/external/gpl3/gcc.old/dist/libgcc/config/rs6000/
H A Daix-unwind.h41 #define MD_FROB_UPDATE_CONTEXT(CTX, FS) \ argument
53 #define MD_FROB_UPDATE_CONTEXT(CTX, FS) \ argument
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/
H A Damdgpu_dce120_hw_sequencer.c45 #define CTX \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/gpio/
H A Damdgpu_hw_generic.c47 #define CTX \ macro
H A Damdgpu_hw_hpd.c47 #define CTX \ macro
H A Damdgpu_hw_ddc.c49 #define CTX \ macro
H A Damdgpu_hw_gpio.c42 #define CTX \ macro
/netbsd-src/external/apache2/llvm/dist/llvm/lib/DebugInfo/DWARF/
H A DDWARFDebugAranges.cpp45 void DWARFDebugAranges::generate(DWARFContext *CTX) { in generate()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/
H A Damdgpu_irq_service.c55 #define CTX \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Damdgpu_dce_ipp.c44 #define CTX \ macro

1234