Home
last modified time | relevance | path

Searched defs:BaseOps (Results 1 – 12 of 12) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInsertHardClauses.cpp179 SmallVector<const MachineOperand *, 4> BaseOps; global() member
216 SmallVector<const MachineOperand *, 4> BaseOps; runOnMachineFunction() local
H A DSIInstrInfo.cpp362 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.cpp795 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineScheduler.cpp1698 SmallVector<const MachineOperand *, 4> BaseOps; global() member
1908 SmallVector<const MachineOperand *, 4> BaseOps; collectMemOpRecords() local
[all...]
H A DTargetInstrInfo.cpp1367 SmallVector<const MachineOperand *, 4> BaseOps; getMemOperandWithOffset() local
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h1448 getMemOperandsWithOffsetWidth(const MachineInstr & MI,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.cpp2204 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.cpp3044 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp2822 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp4510 getMemOperandsWithOffsetWidth(const MachineInstr & MemOp,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp2675 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp3512 SmallVector<SDValue, 1> BaseOps(1, Cond); visitSelect() local