Searched defs:And1 (Results 1 – 10 of 10) sorted by relevance
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | ExpandLargeFpConvert.cpp | 541 Value *And1 = expandIToFP() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSimplifyDemanded.cpp | 626 Instruction *And1 = BinaryOperator::CreateAnd(I->getOperand(0), One); SimplifyDemandedUseBits() local
|
H A D | InstCombineCasts.cpp | 965 Value *And1 = Builder.CreateAnd(Lshr, ConstantInt::get(X->getType(), 1)); transformZExtICmp() local
|
H A D | InstCombineCompares.cpp | 4968 Value *And1 = Builder.CreateAnd(BO0->getOperand(0), Mask); foldICmpBinOp() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonLoopIdiomRecognition.cpp | 1628 if (And0->getOperand(1) != And1->getOperand(1)) in setupPreSimplifier() local 1760 Instruction *And1 = dyn_cast<Instruction>(Xor->getOperand(1)); setupPostSimplifier() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 870 SDValue And0 = N->getOperand(0), And1 = N->getOperand(1); performORCombine() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelDAGToDAG.cpp | 3471 SDValue And1 = N->getOperand(1); tryBitfieldInsertOpFromOr() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 6924 Register And1; lowerFCopySign() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 2767 SDValue And1 = TLO.DAG.getNode(ISD::AND, dl, VT, Op.getOperand(0), One); SimplifyDemandedBits() local
|
H A D | DAGCombiner.cpp | 6761 SDValue And0 = And->getOperand(0), And1 = And->getOperand(1); combineShiftAnd1ToBitTest() local [all...] |