History log of /llvm-project/llvm/test/tools/llvm-objdump/ELF/RISCV/multi-instr-target.s (Results 1 – 4 of 4)
Revision (<<< Hide revision tags) (Show revision tags >>>) Date Author Comments
Revision tags: llvmorg-18.1.8, llvmorg-18.1.7, llvmorg-18.1.6, llvmorg-18.1.5, llvmorg-18.1.4, llvmorg-18.1.3, llvmorg-18.1.2, llvmorg-18.1.1, llvmorg-18.1.0, llvmorg-18.1.0-rc4, llvmorg-18.1.0-rc3, llvmorg-18.1.0-rc2, llvmorg-18.1.0-rc1, llvmorg-19-init
# c532ba4e 15-Dec-2023 Wang Yaduo <wangyaduo@linux.alibaba.com>

[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)

Enable the llvm-objdump to disassemble the immediate of RISCV
instruction in hexadecimal format with --print-imm-he

[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)

Enable the llvm-objdump to disassemble the immediate of RISCV
instruction in hexadecimal format with --print-imm-hex flag.

show more ...


# fc3adf74 15-Dec-2023 Vitaly Buka <vitalybuka@google.com>

Revert "[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format" (#75561)

Reverts llvm/llvm-project#74053

Breaks https://lab.llvm.org/buildbot/#/builders/5/builds/39291

Co-aut

Revert "[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format" (#75561)

Reverts llvm/llvm-project#74053

Breaks https://lab.llvm.org/buildbot/#/builders/5/builds/39291

Co-authored-by: Wang Yaduo <wangyaduo@linux.alibaba.com>

Issue #75563

show more ...


# 3dde0d02 15-Dec-2023 Wang Yaduo <wangyaduo@linux.alibaba.com>

[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)

Enable the llvm-objdump to disassemble the immediate of RISCV
instruction in hexadecimal format with --print-imm-he

[RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (#74053)

Enable the llvm-objdump to disassemble the immediate of RISCV
instruction in hexadecimal format with --print-imm-hex flag.

show more ...


Revision tags: llvmorg-17.0.6, llvmorg-17.0.5, llvmorg-17.0.4
# 95f924f3 20-Oct-2023 Job Noorman <jnoorman@igalia.com>

[RISCV][MC] Implement evaluateBranch for auipc+jalr pairs (#65480)

This patch implements `MCInstrAnalysis` state in order to be able
analyze auipc+jalr pairs inside `evaluateBranch`.

This is imp

[RISCV][MC] Implement evaluateBranch for auipc+jalr pairs (#65480)

This patch implements `MCInstrAnalysis` state in order to be able
analyze auipc+jalr pairs inside `evaluateBranch`.

This is implemented as follows:
- State: array of currently known GPR values;
- Whenever an auipc is detected in `updateState`, update the state value
of RD with the immediate;
- Whenever a jalr is detected in `evaluateBranch`, check if the state
holds a value for RS1 and use that to compute its target.

Note that this is similar to how binutils implements it and the output
of llvm-objdump should now mostly match the one of GNU objdump.

This patch also updates the relevant llvm-objdump patches and adds a new
one testing the output for interleaved auipc+jalr pairs.

show more ...